Nanocrystalline Silicon Thin Film Transistors on Optically Clear Polymer Foil Substrates
Alex Kattamis, I-Chun Cheng, Ke Long, James C. Sturm, Sigurd Wagner

Abstract

We have fabricated TFTs of nanocrystalline silicon (nc-Si) at 150°C on clear polymer substrates (coefficients of thermal expansion, $\alpha$~45 to 55ppm/K), on Kapton® 200E ($\alpha$=17ppm/K), and on Corning 1737 glass ($\alpha$=3ppm/K) for comparison. Because thermally stable polymers, such as Kapton® 200E polyimide, have glass transition temperatures as high as 325°C, they are candidates for direct substitution of display glass. The stresses developed in the substrate and device layers, due to $\alpha$, are reduced by decreasing the thickness of the active layers, by cutting the layers into islands separated by exposed substrate, and by designing stresses, via plasma conditions, into the SiNx passivating layers. By using these three techniques we have made nc-Si TFTs on high T$_g$, and high $\alpha$, clear polymer foils with electron mobilities of up to 18cm$^2$/Vs. When integrated with bottom-emitting organic light emitting diodes, such devices will allow for a 10x reduction in pixel TFT areas, compared to TFTs of amorphous silicon.

Introduction

Flexible displays are the next technology generation for flat-panel displays. Therefore interest is growing in building high-performance TFT backplanes on flexible substrates. Flexible polymer foils are attractive for large area displays, because they are lightweight and allow for the possibility of roll-able displays. Ideally, a flexible backplane will be made using fabrication processes that already have been developed for glass with only minor changes. Nanocrystalline silicon (nc-Si) TFTs are capable of both n- and p-type operation, have at least ten times the n-channel ON current of amorphous silicon (a-Si) TFTs, and can be plasma deposited at temperatures upwards of 150°C. This makes them CMOS capable and good candidates for pixel circuits in active-matrix organic light emitting diode (AMOLED) displays. There is growing interest in AMOLED displays because active-matrix addressing allows for high pixel count and long OLED life [1]. For AMOLED displays with TFT pixel drivers and bottom-emitting OLEDs mounted on the same plane, the substrate must be optically clear. When polymer substrates are heated that high though, the thermal expansion mismatch between silicon TFT materials and the polymer substrate becomes a challenge. The effects of mismatch become more pronounced as process temperature is increased and this mismatch, and built-in stresses in the device films, can combine to fracture TFT structures during processing.

Today pixel circuits for AMOLED displays on polymer substrates are conceived with hydrogenated amorphous-silicon thin film transistors (a-Si TFTs) [2,3]. a-Si TFTs have been fabricated at temperature as low as ~100°C [4] and have been produced on clear polymers such as poly-ethylene terephthalate (PET) [5]. However since PET has a glass transition temperature (T$_g$) <100°C, the maximum process temperature is limited and the TFTs exhibit low electron mobilities of up to 0.12cm$^2$/Vs [5]. Hydrogenated nanocrystalline silicon (nc-Si) TFTs, on the other hand, can be fabricated at temperatures as low as 150°C, exhibit ten times the ON current as a-Si TFTs, and are build using similar techniques to those of a-Si on glass. nc-Si TFTs on glass exhibit hole and electron mobilities of 0.35cm$^2$/Vs and 40cm$^2$/Vs respectively [6]. The p-
channel operation promises CMOS integration and all its advantages vis-à-vis power consumption and system-on-panel design \[6\]. In fact CMOS inverters of nc-Si with hole and electron mobilities of 0.35\(\text{cm}^2/\text{Vs}\) and 30\(\text{cm}^2/\text{Vs}\) respectively, have been fabricated on flexible, DuPont™ Kapton® 200E polymer foil \[7\]. Polymers such as Kapton® 200E have a T\text{g} high enough for quality TFT deposition, but are absorbing in the blue and therefore cannot be used with bottom-emitting OLEDs. Also nc-Si TFTs are currently limited by the poor quality of the SiO\(_2\) gate dielectric made at low temperatures. The SiO\(_2\) is a strong motivation for processing at “glass temperatures.” This temperature requirement rules out PET, for its T\text{g}, and rules out Kapton® 200E, for its color. Hence we are working with experimental clear polymers (CP), which have a T\text{g}~325°C. This group of polymers also has a large \(\alpha\approx45-50\times10^{-6}/\text{K}\).

The high \(\alpha\) of these CP substrates introduces a new challenge to TFT fabrication on flexible polymer substrates. When the \(\alpha\) of the substrate is much greater than that of the device films (\(\alpha_{\text{device films}}\approx2-3\text{ppm/K}\)) a high thermal mismatch strain (\(\varepsilon\text{\text{TH}}\)) is introduced into the structure according to:

\[
\varepsilon\text{\text{TH}} \equiv (\alpha_{\text{substrate}} - \alpha_{\text{film}}) \cdot (T_{\text{room}} - T_{\text{deposition}}) ^{[8]}. 
\]

This formulation assumes that the structure is free of strain at growth and the strain develops as the sample is cooled from process temperature down to room temperature. For all our films a deposition temperature of 150°C is used to keep \(\varepsilon\text{\text{TH}}\) low while allowing for reasonable TFT characteristics. As the sample cools the polymer substrate contracts more than the device thin films. This causes high compressive stresses (\(~1\text{GPa}\)) in the thin films and high tensile stresses in the polymer substrate. The nc-Si device films can only be strained to a critical value, beyond which the films and substrate crack, as shown in Figure 1. It is know that for a-Si thin films compressive failure occur at strains of 2% \[9\], whereas for nc-Si the number is unknown. By using various stress compensation techniques, we have fabricated n-channel nc-Si TFTs on the CP. Figure 2 displays a batch of these devices.

![Figure 1](http://dx.doi.org/10.1557/PROC-870-H2.7)

*Figure 1.* a) Optical image of a cracked TFT stack, on a clear polymer substrate with a large \(\alpha\). b) The micrograph, of the same layers, shows that the cracks penetrate into the polymer substrate.
Techniques for Stress Compensation and Reduction

Since $\alpha_{\text{CP}} > \alpha_{\text{film}}$, as the substrate cools from the deposition temperature down to room temperature the substrate contracts more than the films. This places a compressive strain on the films and a tensile strain on the substrate. The total strain in the thin films is: $\varepsilon_M = \varepsilon_0 + \varepsilon_{TH} + \varepsilon_{CH}$, \hspace{1cm} (2)

where $\varepsilon_0$ is the built-in strain, $\varepsilon_{TH}$ is the strain due to $\Delta \alpha$, and $\varepsilon_{CH}$ is the strain due to moisture absorption by the polymer substrate. Since $\Delta \alpha$ is large for the CP, we observe that the thermal strain dominates. We employ three techniques to help reduce stress and build crack-free structures.

The first technique we use is to decrease the thickness of the device layers. The stress in the thin film is dependent on the temperature excursion during deposition ($\Delta T$), $\Delta \alpha$, and thickness of the film $\text{[10]}$. For a rigid thin film on a rigid substrate, and in the absence of built-in stress, the total stress is: $\text{[10]}$

$$\sigma_f \propto (\alpha_{\text{substrate}} - \alpha_{\text{film}}) \cdot (T_{\text{room}} - T_{\text{deposition}}) \cdot \sqrt{d_{\text{film}}}, \hspace{1cm} (3)$$

where $d_{\text{film}}$ is the thin film thickness. The exact relation for compliant substrates like CP and Kapton © 200E is yet unknown, but it is known that films under stress fracture more easily as their thicknesses are increased. Therefore, we minimize the device film thicknesses until the electrical performance of the TFT is affected.

By building the TFTs on SiN$_x$ islands the compliant substrate is allowed to strain beneath and between the rigid SiN$_x$ islands. Therefore the large average stress across the substrate is reduced $\text{[11]}$. This in turn reduces the probability of crack formation. The concept of island patterning to reduce the effects of the stress has been used on devices built on externally deformed substrates $\text{[11]}$.

The final method makes use of controlled stress in the SiN$_x$ passivation layers. These layers serve to chemically isolate the substrate and act as adhesion promoters for the device layers. The SiN$_x$ can be deposited with a range of built-in strains depending on the plasma power density $\text{[8]}$. The built-in strain is used to partially compensate the thermal strain, decreasing the
total stress according to equation 2. We use a low plasma power density to deposit a tensile SiNx layer on the front-side of the substrate. This serves to compensate part of the compressive stress in the device films due to the $\Delta \alpha$, according to equation 1.

**nc-Si TFT Process**

We made nc-Si TFTs at 150°C on a clear polymer ($\alpha = 45$ to 55ppm/K), on Kapton® 200E ($\alpha = 17$ppm/K), and on Corning 1737 glass ($\alpha = 3$ppm/K) for comparison. The n-channel nc-Si TFTs were built in a staggered top gate, bottom source drain structure, Figure 3. No passivation layers or SiNx islands were used on the glass substrate.

![Cross-section schematic of the n+ nc-Si TFT built onto a SiNx island.](http://dx.doi.org/10.1557/PROC-870-H2.7)

200nm of SiNx is deposited by PECVD at 150°C on the backside and then on the front-side of the substrate. This is followed by an i nc-Si seed layer. The seed layer is used to introduce nucleation sites and produce good crystallinity in very thin channel layers [7]. It is deposited by VHF-PECVD from H₂ and SiH₄. Dichlorosilane (DCS) is included to compensate native oxygen donors and lower the conductivity and thereby the TFT OFF current [12]. The source / drain metal is deposited by thermal evaporation, 30nm of Al and 10nm of Cr on the CP substrate. 50nm Cr is substituted on the Kapton® 200E and glass substrates. Etching down to the substrate defines the SiNx islands. Next the n+ nc-Si, source / drain contact layer is deposited by VHF-PECVD using PH₃ dopant gas. Patterning the source / drain exposes the seed layer upon which the channel layer will be deposited. The i nc-Si channel layer is deposited by VHF-PECVD from H₂, SiH₄, and DCS. This is immediately followed by a 150°C SiO₂ deposited by PECVD from a He diluted N₂O and SiH₄ source [13]. Next source / drain contact holes are patterned and 50nm Al is thermally evaporated on the CP sample, whereas 200nm Al is used on the Kapton® 200E and glass samples. Finally the top Al is patterned to define the gate and the devices are complete. Table 1 displays the layer thicknesses used on the three different substrates.

**Table 1.** Thicknesses in nm of the nc-Si TFT layers on the three types of substrate.

<table>
<thead>
<tr>
<th>TFT Layers</th>
<th>Material</th>
<th>Corning 1737 Glass</th>
<th>Kapton® 200E</th>
<th>CP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Passivation</td>
<td>backside SiNx</td>
<td>-</td>
<td>200</td>
<td>200</td>
</tr>
<tr>
<td>Passivation</td>
<td>frontside SiNx</td>
<td>-</td>
<td>200</td>
<td>200</td>
</tr>
<tr>
<td>Seed</td>
<td>i nc-Si</td>
<td>60</td>
<td>60</td>
<td>50</td>
</tr>
<tr>
<td>S/D contact</td>
<td>Al</td>
<td>-</td>
<td>-</td>
<td>30</td>
</tr>
<tr>
<td>S/D contact</td>
<td>Cr</td>
<td>50</td>
<td>50</td>
<td>10</td>
</tr>
<tr>
<td>S/D doped</td>
<td>n+ nc-Si</td>
<td>50</td>
<td>50</td>
<td>40</td>
</tr>
<tr>
<td>Channel</td>
<td>i nc-Si</td>
<td>50</td>
<td>50</td>
<td>40</td>
</tr>
<tr>
<td>Gate dielectric</td>
<td>SiO₂</td>
<td>300</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td>Gate metal</td>
<td>Al</td>
<td>200</td>
<td>200</td>
<td>50</td>
</tr>
</tbody>
</table>
Results

The transfer characteristics of the nc-Si TFTs are evaluated using a HP4155A parameter analyzer. The devices measured have the following dimensions $W=90 \mu m$ (CP), $W=180 \mu m$ (Kapton® 200E and glass) and $L=45 \mu m$. An SiO$_2$ dielectric constant of 3.7 was measured by C-V at 1MHz on Al/SiO$_2$/n-type Si wafer. Figure 4 displays the drain current ($I_{DS}$) versus the gate-source voltage ($V_{GS}$) for a drain-source voltage ($V_{DS}$) of 10V, for a nc-Si TFT on glass and on Kapton® 200E. The transfer characteristics for the n-channel nc-Si TFT on the CP were measured in a similar manner, and are displayed in Figure 4.

![Figure 4. Transfer characteristics for n-channel nc-Si TFTs on glass and Kapton® 200E (left). Transfer characteristics for n-channel nc-Si TFTs on CP (right).](image)

**Table 2.** Results for n-channel nc-Si TFTs fabricated on glass, Kapton® 200E, and CP.

<table>
<thead>
<tr>
<th>Substrate</th>
<th>$\alpha$ (ppm/K)</th>
<th>$I_{ON}/I_{OFF}$</th>
<th>$\mu_{h-sat}$ $(\text{cm}^2/\text{Vs})$</th>
<th>$\mu_{e-sat}$ $(\text{cm}^2/\text{Vs})$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Corning 1737 Glass</td>
<td>2.5</td>
<td>$10^5$</td>
<td>0.35</td>
<td>40</td>
</tr>
<tr>
<td>Kapton® 200E</td>
<td>17</td>
<td>$10^5$</td>
<td>0.35</td>
<td>30</td>
</tr>
<tr>
<td>CP</td>
<td>45-55</td>
<td>$10^5$</td>
<td>-</td>
<td>18</td>
</tr>
</tbody>
</table>

Table 2 shows the results for the devices on the 3 types of substrate. All the TFTs have an $I_{ON}/I_{OFF} \sim 10^5$. The nc-Si TFT on the glass has slightly lower $V_T$ and a higher $\mu_e$ than that of the nc-Si TFT on Kapton® 200E. This is probably due to fluctuations in chamber conditions rather than a fundamental difference in the devices from a substrate effect. The TFT on the CP exhibits characteristics similar those on the glass and Kapton® 200E. It has a $V_T \sim 12$V and $\mu_e \sim 18 \text{cm}^2/\text{Vs}$. The lower mobility may be due to the fact that thin device films were used on CP, see Table 1. The thin S/D metal may cause an increase in the contact resistance. The gate leakage, though still large, has been reduced from previous results by use of He dilution during deposition, but further improvements are necessary $^{[13]}$. A higher quality SiO$_2$ gate dielectric and improvements in the SiO$_2$ / nc-Si interface must be made to reduce gate leakage current, $V_T$, and $V_T$ drift.
Conclusions

We have produced nc-Si TFTs on a clear polymer substrate after adjusting the process to deal with the large $\alpha$ of the substrate. By building the devices on SiN$_x$ islands and by carefully controlling the plasma conditions we have been able to reduce the effects of stress and prevent cracking. The TFTs on clear polymer perform similarly to those on the glass and Kapton® 200E. Such TFTs may become useful in AMOLED displays where both TFTs and bottom-emitting OLEDs are fabricated on the same plane and where high fill factors and drive currents are necessary.

Acknowledgments

We would like to thank The DuPont Company and The New Jersey Commission on Science and Technology for research support, along with the Princeton Plasma Physics Laboratory (PPPL) for a PPST Fellowship.

References


Kapton® is a registered trademark of The DuPont Company.