High Breakdown Voltage Schottky Gating of Doped Si/SiGe 2DEG Systems Enabled by Suppression of Phosphorus Surface Segregation

Chiao-Ti Huang, Jiun-Yun Li, and James C. Sturm

Department of Electrical Engineering, Princeton Institute for the Science and Technology of Materials
Princeton University, NJ 08540, USA
Phone: 1-609-258-6624, Email: chiaoti@princeton.edu

I. INTRODUCTION
Quantum dot devices in the Si/SiGe material system are a promising candidate to implement quantum computation due to the weak nature of its nuclear spin. A Schottky split-gate on a Si/SiGe modulation-doped two-dimensional electron gas (2DEG) with negative biases has become a common way to define lateral quantum dot arrays [1]. However, the severe leakage through the Schottky gate caused by the phosphorus surface segregation from the intentionally doped electron supply layer degrades the reliability of split gate technique. In this study, we demonstrate a large reduction in gate leakage by the suppression of phosphorus surface segregation during sample growth.

II. SAMPLE PREPARATION
2DEGs were first epitaxially grown by rapid thermal chemical vapor deposition (RTCVD) (Fig.1). Samples were then etched as Hall bars and AuSb was deposited as contacts followed by 450°C annealing for 10 minutes. Pd was finally deposited across the Hall bar to form a Schottky gate. The mobility of 2DEG samples used in this study is above 200,000 cm^2/Vs and 2D electron densities are in the range of 5–9x10^{11} cm^{-2}.

III. DISCUSSIONS
A negative bias on the gate should fully deplete the 2DEG to pattern it. However, the well-known surface segregation of phosphorus from the doped electron supply layer into the following SiGe/Si capping layers during growth causes a high electric field at the sample surface when a reverse bias is applied. This high field leads to tunneling of electrons from the metal to the semiconductor, resulting in undesirable gate leakage. For example, growing capping layers at 575°C results in extensive phosphorous surface segregation, giving a phosphorous surface concentration about 1x10^{18} cm^{-3} (Fig.2a). There is a small breakdown voltage ~2V and the channel between drain and source can’t be shut off before leakage starts (Fig.3).

The phosphorous segregation can be greatly suppressed by lowering cap layer growth temperature from 575°C to 525°C [2]. Therefore, the phosphorous surface concentration can be reduced as low as 2x10^{16} cm^{-3} (Fig.2b), and the breakdown voltage is dramatically increased to over ~7V (Fig.3). Simulations based on [3] with an effective $E_{\text{max}}$ calculated from phosphorus profiles (Fig.2) fit data fairly well. In addition, the 2DEG channel can be shut off when the gate voltage is around -0.53V with negligible leakage current (Fig.4).

IV. CONCLUSION
In this study, the suppression of phosphorus segregation by low temperature (525°C) cap layer growth results in high breakdown voltage of Schottky gates on modulation-doped Si/SiGe heterostructures. The wide window to deplete 2DEGs via negative bias with very low leakage thus enables Schottky split-gate quantum devices.

Acknowledgement
This work at Princeton University was supported by DARPA: HR0011-09-1-0007 and ARO: W911NF-09-1-0498

References
Fig. 1: Typical modulation-doped Si/SiGe 2DEG layer structure grown by RTCVD.

Fig. 2: SIMS profiles for the samples with cap layers grown at (a) 575°C and (b) 525°C. The phosphorous “bump” in the Si 2DEG is a SIMS artifact.

Fig. 3: Schottky leakage test at 4K and simulation.

Fig. 4: Depletion test of the sample with caps grown at 525°C (temp = 4K).

Fig. 5: Successful QPC test without any leakage (temp = 4K). A wide transient region is observed. The inset shows the schematic of the QPC test structure.

Fig. 6: The channel between G₀ and G₁ remains on at -2V but the channel between G₀ and G₅ can be fully shut off.